multifunction-rio-user-manual.pdf - 第66页

Glossary © National Instruments Corporation G-5 Mult ifunction Reconfigurable I/O User Manual M m Meter . max M aximum. min Minimum. MIO Multifunction I/O. monotonicity A characteristic of a D A C in whic h the analog ou…

100%1 / 69
Glossary
Multifunction Reconfigurable I/O User Manual G-4 © National Instruments Corporation
E
EEPROM Electrically erasable programmable read-only memory—ROM that can be
erased with an electrical signal and reprogrammed.
F
FPGA Field-Programmable Gate Array.
FPGA VI A configuration that is downloaded to the FPGA and that determines the
functionality of the hardware.
G
glitch An unwanted signal excursion of short duration that is usually unavoidable.
H
hHour.
HIL Hardware-in-the-loop.
Hz Hertz.
I
I/O Input/output—The transfer of data to/from a computer system involving
communications channels, operator interface devices, and/or data
acquisition and control interfaces.
INL Relative accuracy.
L
LabVIEW Laboratory Virtual Instrument Engineering Workbench. LabVIEW is a
graphical programming language that uses icons instead of lines of text to
create programs.
LSB Least significant bit.
Glossary
© National Instruments Corporation G-5 Multifunction Reconfigurable I/O User Manual
M
m Meter.
max Maximum.
min Minimum.
MIO Multifunction I/O.
monotonicity A characteristic of a DAC in which the analog output always increases as
the values of the digital code input to it increase.
mux Multiplexer—A switching device with multiple inputs that sequentially
connects each of its inputs to its output, typically at high speeds, in order to
measure several signals with a single analog input channel.
N
noise An undesirable electrical signal—Noise comes from external sources such
as the AC power line, motors, generators, transformers, fluorescent lights,
CRT displays, computers, electrical storms, welders, radio transmitters,
and internal sources such as semiconductors, resistors, and capacitors.
Noise corrupts signals you are trying to send or receive.
NRSE Nonreferenced single-ended mode—All measurements are made with
respect to a common (NRSE) measurement system reference, but the
voltage at this reference can vary with respect to the measurement system
ground.
O
OUT Output pin—A counter output pin where the counter can generate various
TTL pulse waveforms.
Glossary
Multifunction Reconfigurable I/O User Manual G-6 © National Instruments Corporation
P
PCI Peripheral Component Interconnect—A high-performance expansion bus
architecture originally developed by Intel to replace ISA and EISA. It is
achieving widespread acceptance as a standard for PCs and work-stations.
PCI offers a theoretical maximum transfer rate of 132 MB/s.
PCI Express Peripheral Component Interconnect Express— A version of PCI that
maintains the PCI software usage model and replaces the physical bus with
a high-speed serial bus serving multiple lanes.
port (1) A communications connection on a computer or a remote controller.
(2) A digital port, consisting of four or eight lines of digital input and/or
output.
pu Pull-up.
PWM Pulse-width modulation.
PXI PCI eXtensions for Instrumentation—An open specification that builds off
the CompactPCI specification by adding instrumentation-specific features.
R
RAM Random-access memory—The generic term for the read/write memory that
is used in computers. RAM allows bits and bytes to be written to it as well
as read from. Various types of RAM are DRAM, EDO RAM, SRAM, and
VRAM.
resolution The smallest signal increment that can be detected by a measurement
system. Resolution can be expressed in bits, in proportions, or in percent
of full scale. For example, a system has 12-bit resolution, one part in
4,096 resolution, and 0.0244% of full scale.
RIO Reconfigurable I/O.
rms Root mean square.
RSE Referenced single-ended mode—All measurements are made with respect
to a common reference measurement system or a ground. Also called a
grounded measurement system.
RTSI Real-time system integration bus—The timing and triggering bus that
connects multiple devices directly. This allows for hardware
synchronization across devices.