IPC-7095C-2013.pdf - 第150页
solder joint reliability testing. There are multiple models available and people use this to estimate the Pb-free solder joint reliability , for their products and applications. There is no universal agreement since thes…

process avoids paste alloy, PCB surface finish, and compo-
nent finish compatibility issues that can be very complex to
balance for successful production results.
Reballing of BGA components involves removal of the
original balls with a localized heat source such as a
vacuum desoldering tool, blade tip or solder wick. The
component surface is then cleaned and prepared for attach-
ment of new spheres that are located with a fixture that
aligns to the original pattern of the component. The spheres
are then attached to the component using a typical rework
heat source such as a convection reflow oven, or the fixture
with component and replacement spheres can be placed in
a reflow oven. As an alternate when many parts are to be
reballed, one can use automated laser systems that will pick
and place balls from a tray and then reflow them in place
on the BGA substrate using the laser beam.
In either case, the heat source must be controlled using a
thermal profile appropriate for the component and new ball
alloy. Once the balls are attached, the BGA package is
removed from the fixture and the balls can be examined
and cleaned in preparation for installation and soldering
with the remainder of the assembly components. As with
all BGA component processes, moisture and ESD sensitiv-
ity must be considered. BGA balls are commonly available
in a wide range of solder alloys and dimension but they
must be selected for compatibility with other process ele-
ments such as the board surface plating and solder paste. It
is also critical to maintain the component design spacing
and pitch through proper ball size and placement.
Detailed procedures for BGA Reballing are available in
IPC-7711/21B, ‘‘Rework, Modification and Repair of Elec-
tronic Assemblies.’’
8.6 Design for Reliability (DfR) Process As a general
recommendation, the Design for Reliability procedures
detailed in IPC-D-279 should be followed.
Appropriate DfR measures to improve reliability for grid
array components take one of two forms, which are best
employed in combination for improved reliability margins.
These measures are:
1. CTE-tailoring to reduce the global expansion mismatch.
2. Increasing attachment compliancy to accommodate the
global expansion mismatch by increasing the solder
joint height (stand-off).
3. Further, a DfR procedure aiming at high-reliability
could also include:
4. Eliminate the effect of the global expansion mismatch
by mechanically coupling the component and the sub-
strate with an appropriate underfill.
5. Choosing a soft die attach to reduce the impact of the
low CTE of the die (2.7 to 2.8 ppm/°C) on both the
global and local thermal expansion mismatch.
CTE-tailoring involves choosing the materials or material
combinations of the multilayer board and/or the compo-
nents to achieve an optimum CTE. An optimum CTE for
active components dissipating power is 1-3 ppm/°C
(depending on the power dissipated) with the multilayer
board having the larger CTE, and 0 ppm/°C for passive
components. Of course, since an assembly has a multitude
of components, full CTE optimization cannot be achieved
for all components—it needs to be for the components with
the largest threat to reliability. For military applications
with the requirement of hermetic and thus ceramic compo-
nents, CTE-tailoring has meant the CTE-constraining of
the multilayer boards with such materials as Kevlar™ and
graphite fibers, or copper-Invar-copper and copper-
molybdenum-copper planes. Such solutions are too expen-
sive for most commercial applications for which glass-
epoxy or glass-polyimide are the materials of choice for the
multilayer boards. Thus, CTE-tailoring has to take the form
of avoiding larger size components that are either ceramic
(CGAs, MCMs), plastic with Alloy 42 lead frames
(TSOPs, SOTs, or plastic with rigid bonded silicon die
(PBGAs).
Increasing attachment compliancy for leadless solder
attachments means increasing the solder joint height (C4,
C5, shimming, gluing, 10Sn90Pb balls, 10Sn90Pb col-
umns) or switching to a leaded attachment technology. For
leaded attachments, increasing lead compliancy can mean
changing component suppliers to those having lead geom-
etries promoting higher lead compliancy or switching to
fine-pitch technology.
The DfR process needs to emphasize a physics-of-failure
perspective without neglecting the statistical distribution of
failures. The process might involve the following steps:
• Identify Reliability Requirements – expected design life
and acceptable cumulative failure probability at the end
of this design life.
• Identify Loading Conditions – use environments (e.g.,
IPC-SM-785) and thermal gradients due to power dissipa-
tion, which may vary and produce large numbers of mini-
cycles (Energy Star).
• Identify/Select Assembly Architecture – part and substrate
selections, material properties (e.g., CTE), and attachment
geometry.
• Assess Reliability – determine reliability potential of the
designed assembly and compare to the reliability require-
ments using the approach shown here, a ‘‘Figure of
Merit’’ approach, or some other suitable technique; this
process may be iterative.
• Balance Performance, Cost and Reliability Requirements.
8.7 Validation and Qualification Tests Performance test
methods and qualification requirements are specified in
IPC-9701; IPC-9701A includes guidelines for lead-free
January 2013 IPC-7095C
135
Copyright IPC-Association Connecting Electronics Industries
Provided by IHS under license with IPC
Not for Resale
No reproduction or networking permitted without license from IHS
--`,,```,,,,````-`-`,,`,,`,`,,`---

solder joint reliability testing. There are multiple models
available and people use this to estimate the Pb-free solder
joint reliability, for their products and applications. There is
no universal agreement since these model are product-
specific.
The validation and qualification tests should follow the
guidelines given in IPC-SM-785, Guidelines for Acceler-
ated Reliability Testing of Surface Mount Solder Attach-
ments. However, for large components with significant heat
dissipation, for components of asymmetric construction,
and for small global CTE-mismatches, temperature cycling
tests are inadequate to provide the required information;
full functional cycling including external temperature and
internal power cycling is necessary.
8.8 Screening Procedures
8.8.1 Solder Joint Defects
The solder joint defects of
greatest reliability concern are those involving inadequate
wetting for whatever reason. Properly wetted solder joints
have adequate strength even for severe mechanical loading
conditions, without diminishing thermal fatigue resistance.
However, solder joints not properly wetted, can prema-
turely fail both as the result of mechanical and thermal
cyclic loading.
Voids in the solder joints are generally regarded as not
constituting a reliability threat. Possible exceptions are
large voids reducing the solder joint cross-section enough
to reduce a required thermal heat transfer function, and
voids in high-frequency applications where the voids can
cause signal deterioration.
BGA components having noncollapsible balls (high tem-
perature solder 90% Pb 10% Sn, with a melting point of
302°C) typically will have few or no induced voids
because the ball solder never melts during the reflow pro-
file.
8.8.2 Screening Recommendations Effective screening
procedures need to be capable of causing the failure of
latent solder joint defects, i.e., weak inadequately wetted
solder joints, without causing significant damage to high
quality solder joints. The best recommendation is random
vibration (6-10 grams for 10-20 minutes), preferably at low
temperature, e.g., -40°C. This loading does not damage
good solder joints, but overstresses weakly bonded ones.
Thermal shock can also be successfully used; however,
some damage to good solder joints can be expected, par-
ticularly for larger components.
8.9 Accelerated Reliability Testing The validation and
qualification tests should follow the guidelines given in
IPC-SM-785, Guidelines for Accelerated Reliability Test-
ing of Surface Mount Solder Attachments and/or IPC-9701,
Performance Test Methods and Qualification Requirements
for Surface Mount Solder Attachments. Although acceler-
ated temperature cycling (ATC) is often conducted, for
some products, ATC needs to be combined with mechani-
cal shock and/or vibration testing. From a single set of ATC
test conditions or inadequate ATC test conditions may not
provide valid conclusions.
Accelerated reliability testing is carried out on design pro-
totypes, typically to failure or until a predetermined reli-
ability goal is achieved. The appropriate reliability goal can
be determined with an appropriate acceleration model (see
IPC-D-279 Design Guidelines for Reliable Surface Mount
Technology Printed Board Assemblies).
Once failure occurs, the resulting failure modes are ana-
lyzed as to the underlying failure mechanism(s). If it fails
expectations then corrective action is necessary. Either the
assembly process needs to be improved or the product
needs to be redesigned. In either case retesting may be
necessary after the corrective action has been implemented.
Recognizing that a matrix was needed to determine the
exact requirements and the testing necessary for perfor-
mance under various conditions, the IPC Product Reliabil-
ity Committee developed the following table, ‘‘Product
Categories and Use Environments.’’ Table 8-6 attempts to
relate seven product categories by typical application to the
thermal, mechanical, atmospheric, and electrical perfor-
mance requirements that they must meet during typical
manufacturing processes, storage, and during operation.
IPC-7095C January 2013
136
Copyright IPC-Association Connecting Electronics Industries
Provided by IHS under license with IPC
Not for Resale
No reproduction or networking permitted without license from IHS
--`,,```,,,,````-`-`,,`,,`,`,,`---

Table 8-6 Accelerated Testing for End Use Environments
Worst-Case Use Environment Accelerated Testing
Use Category
Tmin
°C Tmax °C
ΔT
(1)
°C
t
D
hrs
Cycles/
Year
Typical
Years
of
Service
Approx.
Accept.
Failure
Risk %
Tmin
°C Tmax °C
ΔT
(2)
°C
t
D
min
1) Consumer 0 +60 35 12 365 1-3 1 +25 +100 75 15
2) Computers +15 +60 20 2 1460 5 0,1 +25 +100 75 15
3) Telecom -40 +85 35 12 365 7-20 0,01 0 +100 100 15
4) Commercial
Aircraft
-55 +95 20 12 365 20 0,001 0 +100 100 15
5) Industrial &
Automotive
Passenger
Compartment
-55 +95 20
&40
&60
&80
12
12
12
12
185
100
60
20
10 0,1 0 +100 100 15
& COLD
(3)
6) Military
Ground &
Ship
-55 +95 40
&60
12
12
100
265
10 0,1 0 +100 100 15
& COLD
(3)
7) Space
leo
geo
-55 +95 3
to 100
1
12
8760
365
5-30 0,001 0 +100 100 15
& COLD
(3)
8) Military
Avionics
a
b
c
-55 +95 40
60
80
&20
2
2
2
1
365
365
365
365
10 0,01 0 +100 100 15
& COLD
(3)
9) Automotive
Under Hood
-55 +125 60
&100
&140
1
1
2
1000
300
40
5 0,1 0 +100 100 15
& COLD
(3)
&
LARGE ΔT
(4)
& = in addition
1)
ΔT represents the maximum temperature swing but does not include power dissipation effects; for power dissipation calculate ΔT; power dissipation can make
pure temperature cycling accelerated testing significantly inaccurate. It should be noted that the cyclic temperature range, ΔT is not the difference between
the possible minimum, T
min
and maximum, T
max
, operational temperature extremes; ΔT is typically significantly less.
2)
All accelerated test cycles shall have temperature ramps, 20°C/minute and dwell times at temperature extremes shall be 15 minutes measured on the test
boards. This will give ~24 test cycles/day.
3)
The failure/damage mechanism for solder changes at lower temperature; for assemblies seeing significant cold environment operations, additional ‘‘COLD’’
cycling, from perhaps -40 to 0°C, with dwell times long enough for temperature equilibration and for a number of cycles equal to the ‘‘COLD’’ °C operational
cycles in actual use is recommended.
4)
The failure/damage mechanism for solder is different for large cyclic temperature swings traversing the stress-to-strain -20 to +20°C transition region; for
assemblies seeing such cycles in operation, additional appropriate ‘‘LARGE ΔT’’ testing with cycles similar in nature and number to actual use is
recommended.
January 2013 IPC-7095C
137
Copyright IPC-Association Connecting Electronics Industries
Provided by IHS under license with IPC
Not for Resale
No reproduction or networking permitted without license from IHS
--`,,```,,,,````-`-`,,`,,`,`,,`---