743844-015.pdf - 第72页

3. A corresponding decrease to the back -light brightness is applied simultaneously to produce an image with similar user-perceived quality (such as brightness) as the original image. Intel ® DPST 7.1 has improved power …

VCCIN Aux IMON CPU strap will be enabled by default for best performance and

power.

Processor Graphics Power Management

Memory Power Savings Technologies

Intel

Rapid Memory Power Management (Intel

RMPM)

Intel

Rapid Memory Power Management (Intel

RMPM) conditionally places memory

into self-refresh when the processor is in package C3 or deeper power state to allow

the system to remain in the deeper power states longer for memory not reserved for

graphics memory. Intel

RMPM functionality depends on graphics/display state

(relevant only when processor graphics is being used), as well as memory traffic

patterns generated by other connected I/O devices.

Display Power Savings Technologies

Intel

Seamless Display Refresh Rate Switching Technology (Intel

SDRRS

Technology) with eDP* Port

Intel

DRRS provides a mechanism where the monitor is placed in a slower refresh

rate (the rate at which the display is updated). The system is smart enough to know

that the user is not displaying either 3D or media like a movie where specific refresh

rates are required. The technology is very useful in an environment such as a plane

where the user is in battery mode doing E-mail, or other standard office applications.

It is also useful where the user may be viewing web pages or social media sites while

in battery mode.

Intel

OLED Power Saving Technology (Intel

OPST) 1.1

Intel

OPST solution uses same HW infrastructure as Intel

DPST. Frames are

processed using frame change threshold based interrupt mechanism similar to Intel

DPST. Intel

OPST SW algorithm determines which pixels in the frame should be

dimmed to save power keeping visual quality (such as contrast, color) impact to

acceptable level. Since there is no backlight for OLED panels, the power savings come

solely from pixel dimming.

Intel

Display Power Saving Technology (Intel

DPST)

The Intel

DPST technique achieves back-light power savings while maintaining a

good visual experience. This is accomplished by adaptively enhancing the displayed

image while decreasing the back-light brightness simultaneously. The goal of this

technique is to provide equivalent end-user-perceived image quality at a decreased

back-light power level.

1. The original (input) image produced by the operating system or application is

analyzed by the Intel

DPST subsystem. An interrupt to Intel

DPST software is

generated whenever a meaningful change in the image attributes is detected. (A

meaningful change is when the Intel

DPST determines if the brightness of the

displaying images and the image enhancement and back-light control needs to be

altered.)

2. Intel

DPST subsystem applies an image-specific enhancement to increase image

brightness.

3.4

3.4.1

3.4.2

Power Management—Intel

Core

™

, Xeon

™

6300 And Xeon

™

E 2400 Processors

Generation Intel

Core

™

, Intel

Core

™

Generation, Intel

Core

™

Processor (Series 1) and (Series 2), Intel

Xeon

™

2400 Processor and Intel

Xeon

™

6300 Processor

May 2025 Datasheet, Volume 1 of 2

Doc. No.: 743844, Rev.: 015 71

3. A corresponding decrease to the back-light brightness is applied simultaneously to

produce an image with similar user-perceived quality (such as brightness) as the

original image.

Intel

DPST 7.1 has improved power savings without adversely affecting the

performance.

NOTE

Generation Intel

Core

™

processor uses Intel

DPST 7.1 while Intel

Core

™

Generation Processors uses Intel

DPST 8.0

Panel Self-Refresh 2 (PSR 2)

Panel Self-Refresh feature allows the Processor Graphics core to enter low-power state

when the frame buffer content is not changing constantly. This feature is available on

panels capable of supporting Panel Self-Refresh. Apart from being able to support, the

eDP* panel should be eDP 1.4 compliant. PSR 2 adds partial frame updates and

requires an eDP 1.4 compliant panel.

Low-Power Single Pipe (LPSP)

Low-power single pipe is a power conservation feature that helps save power by

keeping the inactive pipes powered OFF. LPSP is achieved by keeping a pipe enabled

during eDP* only with minimal display pipeline support.

Low-Power Dual Pipe (LPDP)

This feature is similar to LPSP and is applicable for designs with dual eDP* panels.

Intel

Smart 2D Display Technology (Intel

S2DDT)

Intel

S2DDT reduces display refresh memory traffic by reducing memory reads

required for display refresh. Power consumption is reduced by less accesses to the

IMC. Intel S2DDT is only enabled in single pipe mode.

Intel

S2DDT is most effective with:

• Display images well suited to compression, such as text windows, slide shows, and

so on. Poor examples are 3D games.

• Static screens such as screens with significant portions of the background showing

2D applications, processor benchmarks, and so on, or conditions when the

processor is idle. Poor examples are full-screen 3D games and benchmarks that

flip the display image at or near display refresh rates.

Processor Graphics Core Power Savings Technologies

Intel

Graphics Dynamic Frequency

Intel

Turbo Boost Technology 2.0 is the ability of the processor IA cores and graphics

(Graphics Dynamic Frequency) cores to opportunistically increase frequency and/or

voltage above the guaranteed processor and graphics frequency for the given part.

Intel

Graphics Dynamic Frequency is a performance feature that makes use of

unused package power and thermals to increase application performance. The

increase in frequency is determined by how much power and thermal budget is

available in the package, and the application demand for additional processor or

graphics performance. The processor IA core control is maintained by an embedded

3.4.3

Intel

Core

™

, Xeon

™

6300 And Xeon

™

E 2400 Processors—Power Management

Generation Intel

Core

™

, Intel

Core

™

Generation, Intel

Core

™

Processor (Series 1) and (Series 2), Intel

Xeon

™

2400 Processor and Intel

Xeon

™

6300 Processor

Datasheet, Volume 1 of 2 May 2025

72 Doc. No.: 743844, Rev.: 015

controller. The graphics driver dynamically adjusts between P-States to maintain

optimal performance, power, and thermals. The graphics driver will always place the

graphics engine in its lowest possible P-State. Intel

Graphics Dynamic Frequency

requires BIOS support. Additional power and thermal budget should be available.

Intel

Graphics Render Standby Technology (Intel

GRST)

Intel

Graphics Render Standby Technology is a technique designed to optimize the

average power of the graphics part. The Graphics Render engine will be put in a sleep

state, or Render Standby (RS), during times of inactivity or basic video modes. While

in Render Standby state, the graphics part will place the VR (Voltage Regulator) into a

low voltage state. Hardware will save the render context to the allocated context

buffer when entering RS state and restore the render context upon exiting RS state.

Intel Capped Frames Per Second (CFPS)

Intel Capped Frames Per Second is a feature developed to save power during High FPS

Gaming workloads while also achieving a tear and stutter free visual experience.

This feature ensures that the frame rate of the game does not exceed the panel

refresh rate by matching screen updates to the Vertical Sync. That results fewer

wakeups of graphics core and saves power.

When enabled, this feature works on any display panel, AC or DC mode and on any

gaming workload.

System Agent Enhanced Intel SpeedStep

Technology

System Agent Enhanced Intel SpeedStep

Technology is a dynamic voltage frequency

scaling of the System Agent clock based on memory utilization. Unlike processor core

and package Enhanced Intel SpeedStep

Technology, System Agent Enhanced Intel

SpeedStep

Technology has three valid operating points. When running light workload

and SA Enhanced Intel SpeedStep

Technology is enabled, the DDR data rate may

change as follows:

BIOS/MRC DDR training at maximum, mid and minimum frequencies sets I/O and

timing parameters.

In order to achieve the optimal levels of performance and power, the memory

initialization and training process performed during first system boot or after

CMOS clear or after a BIOS update will take a longer time than a typical boot.

During this initialization and training process, end users may see a blank

screen. More information on the memory initialization process can be found

in the industry standard JEDEC Specifications found on www.JEDEC.org.

Before changing the DDR data rate, the processor sets DDR to self-refresh and

changes the needed parameters. The DDR voltage remains stable and unchanged.

Rest Of Platform (ROP) PMIC

In addition to discrete voltage regulators, Intel supports specific PMIC (Power

Management Integrated Circuit) models to power the ROP rails. PMICs are typically

classified as “Premium” or “Volume” ROP PMICs.

3.5

3.6

Power Management—Intel

Core

™

, Xeon

™

6300 And Xeon

™

E 2400 Processors

Generation Intel

Core

™

, Intel

Core

™

Generation, Intel

Core

™

Processor (Series 1) and (Series 2), Intel

Xeon

™

2400 Processor and Intel

Xeon

™

6300 Processor

May 2025 Datasheet, Volume 1 of 2

Doc. No.: 743844, Rev.: 015 73