semi合集-English.pdf - 第5289页
SEMI M47-0704 © SEMI 2001, 2004 9 8.6 BOX Defect 8.6.1 BOX Pinhol e Measurement-1 (by Cu SO 4 plating or copper dec oration) 8.6.1.1 BOX pinhol e evaluati ons shall be m ade by CuSO 4 plating or copper decoration m ethod…
SEMI M47-0704 © SEMI 2001, 2004 8
silicon may be present before the HF etch or be caused
by HF etching. For this destructive measurement, a
whole wafer or at least one quarter of a wafer should be
used. The sample is placed in concentrated (49%) HF
for 10 to 15 minutes or diluted (e.g. 25%) HF for longer
time (e.g. 3 to 4 hours), then removed, rinsed and dried.
If there are pits or voids and/or metal particles or
silicides formed in the surface silicon layer, the HF
etches the metals/silicides and then etch the buried
oxide. This results in local etching of BOX with 25−50
µm diameter (depending on the HF concentration and
the etch time) centered on the original defects. The
defect density is then measured in an optical
microscope using a 5× objective and 10× eyepiece or
comparable setup. The samples should be scanned for
whole surface within edge exclusion boundary.
8.3.4 Void
8.3.4.1 Voids are determined as an unbonded area on
bonded SOI wafers. See SEMI M41. Because SOI layer
in thin bonded SOI wafers are typically 0.2 µm thick or
thinner, void areas are broken and SOI layers as well as
BOX are usually absent. By this reason, voids are
specified as local absence of SOI layers and/or BOX in
bonded wafers in this specification.
8.3.4.2 Visual inspection — Under visible light, the
edge of voids is detected because the edge area is step-
shaped due to absence of SOI layers and/or BOX
layers. See Section 8.8 for inspection conditions.
8.3.4.3 Detection as large LLS — The edge of local
absence of SOI layer and/or BOX scatters light.
Therefore, voids are detected as large LLS. See Section
8.7.2 for the principle. A size of LLS corresponding to
various sizes of voids should be calibrated or correlated
by comparison of defects one by one using a
microscope.
8.4 Surface Roughness
8.4.1 AFM (Atomic Force Microscope) — By
contacting the probe equipped with the cantilever onto
the wafer surface of the sample, and by scanning the
cantilever and detecting the variation by optical
method, the roughness information is obtained. A
tapping mode is commonly used.
8.5 Metal Contamination
8.5.1 The surface metal contamination can be
measured by TXRF, AAS and ICP-MS methods.
8.5.2 TXRF (Total X-Ray Fluorescence) — Total X-ray
Fluorescence uses a low angle incident, and a tightly
collimated X-ray beam excites the characteristic X-rays
from impurity atoms near the sample surface. Usually,
the angle of X-ray incidence is less than 0.1 degree. The
element identification and the amount of the element
can be obtained by measuring energy and intensities of
fluorescence X-ray. The instrument provides a map of
impurity element distribution. Surface roughness may
change metal detection sensitivity. Thus, calibration is
suggested before samples with deferent level of
roughness, e.g. back surface, are measured. A reference
for details is SEMI MF1526.
8.5.3 AAS (Atomic Absorption Spectroscopy)
8.5.3.1 The elemental characteristic absorption of the
atom is measured by introducing sample solution as
aerosol into the flame and then spectral absorption
through the flame from the light source is detected by
the spectrometer. The flameless method, superior to the
flame method in the sensitivity, is now broadly used.
8.5.3.2 Sample Preparation — Careful sample
preparation is necessary for the precise measurement.
SOI wafer surface is exposed to HF vapor, and metals
on the surface are collected as droplet. To improve
sensitivity, the volume of collective solution should be
as small as possible and HF drops are rolled all over the
surface in collective operation. In case of precious
metals, it is better to use other kinds of collective
solutions instead, since they are not dissolved or
collected by HF solution itself.
Examples:
1. For Cu ; HF-H
2
O
2
(HF (50 wt.%) : H
2
O
2
(31
wt.%): H
2
O = 1 : 17 : 82 volume ratio)
2. For Au and Pt ; aqua regia (HNO
3
(68 wt.%) : HCl
(36 wt.%) = 1 : 3 volume ratio)
8.5.4 ICP-MS (Inductively Coupled Plasma Mass
Spectroscopy)
8.5.4.1 ICP-MS is composed of ICP (Inductively
Coupled Plasma) part as an ion source and MS (Mass
Spectrometer) part, which measures the ions generated
at ICP part. Usually, sample solution is vaporized in the
nebulizer and then finally introduced into Argon plasma
in the silica tube called torch through the spray
chamber. The sample is decomposed, evaporated,
atomized and then ionized in the Argon plasma. Except
for few atoms that have relatively high ionization
potential, most of the elements (> 90%) can be ionized.
Ions are identified and measured in amount by the mass
spectrometer.
8.5.4.2 Sample Preparation — The same method as
AAS method is applicable. In case of quantitative
measurement of Fe, since its mass weight is close to
that of ArO
+
, it is necessary to pay attention to
degradation of detection sensitivity.
SEMI M47-0704 © SEMI 2001, 2004 9
8.6 BOX Defect
8.6.1 BOX Pinhole Measurement-1 (by CuSO
4
plating
or copper decoration)
8.6.1.1 BOX pinhole evaluations shall be made by
CuSO
4
plating or copper decoration methods. They can
be also evaluated by BOX capacitor dielectric
breakdown, the details of which are explained later in
BOX Pinhole Measurement-2.
8.6.1.2 In evaluation by CuSO
4
plating method, the
sample wafer is placed (front face down) on a paper
towel soaked in 20% CuSO
4
solution on top of a copper
plate. An aluminum plate is placed on the back of the
wafer. The copper plate is grounded, and −25 V
DC
is
applied to the aluminum plate. Small leakage currents
(sub-µA) through pinholes in the BOX cause copper to
plate out onto the towel with the density same as BOX
pinhole density.
8.6.1.3 In evaluation by copper decoration method, an
SOI layer is first etched off by KOH solution to expose
a BOX layer. Then the wafer is immersed in methanol
and brought downward into direct contact with the
gold-coated cathode. A copper mesh as an anode is
immersed in the liquid 5 mm above the wafer. Required
voltage is applied, such as the electric field in the
buried oxide layer is 1 MV/cm. The voltage is
measured at the oxide surface with a surface voltage
probe. Localized copper decorations at pinhole sites in
the oxide are observed with a low power optical
microscope.
8.6.2 BOX Capacitor Dielectric Breakdown — This
parameter can be measured with BOX capacitor. The
BOX thickness affects both the test procedure (such as
capacitor area and voltage criterion) and the allowable
values of measured parameters. These should be
determined by agreement between users and suppliers.
8.6.2.1 Test Structure — BOX capacitor utilizing
mesa-etched SOI layers and Si substrates for both
electrodes to apply electric field to the embedded buried
oxide is used. The area of capacitor, which affects the
breakdown voltage, should be determined by agreement
between users and suppliers. Typical capacitor area is
0.01–0.1 cm
2
. The electrode material and thickness
affect the breakdown phenomena due to thermal effects,
and so should be included in the agreement.
8.6.2.2 Test Method: Staircase I-V Measurement —
Voltage is stepped in one-volt increments from zero to
until destructive breakdown is sensed. The test detects
the onset of high field conduction, as well as the point
of destructive or massive charge injection and trapping.
8.6.3 BOX Pinhole Measurement-2 (by Dielectric
Breakdown)
8.6.3.1 Buried oxide pinhole can be detected also by
BOX capacitor.
8.6.3.2 Test Structure — BOX capacitor having an area
equal to or greater than 0.05 cm
2
.
8.6.3.3 Test Method: Staircase I-V — Measurement
testing can be done for both Type I and Type II defects
where Type I defects are silicon pipes traversing the
buried oxide, and Type II defects are local regions of
thin buried oxide. If Type II defect density is sought,
capacitors are subjected to a series of 30 voltage steps
of 3.3 volts, with current monitored after each step,
using a failure criterion of 1 nA.
8.6.3.4 Any capacitor displaying the failure current or
more for applied field less than 2 MV/cm is considered
defective. Defect density of either type is calculated
from the yield of good capacitors, (Y = 1 − # failed/#
tested), using Poisson statistics;
D = −1n (Y)/A,
where A is the total area of the capacitors tested.
8.7 Particle (LLS : Localized Light Scatterer)
8.7.1 Light Scattering Tomography — The particle
larger than predetermined threshold size is counted by
an automated particle counter.
8.7.2 Principle of Measurement — By scanning the
laser beam on the wafer surface, the light scattered by
particles on a wafer is detected. The scattered light and
the noise from the wafer surface is detected as a direct
current, on the other hand, the scattered light by the
particles can be detected as pulse components. The
particle size can be calibrated with standard polystyrene
latex spheres. SOI wafers usually have scattering noise
from the layer interface. It is necessary to reduce
incident angle of the laser beam to increase the
reflective component from the surface. For example,
S/N ratio is improved when using S-polarized light of
10 degree incident, 85% of its component is reflected
from silicon surface.
NOTE 2: Detailed procedure of size calibration with standard
polystyrene latex spheres: Refer to ASTM F1620.
NOTE 3: Measurement procedure should be determined by
agreement between users and suppliers.
8.8 Visual Inspection — SOI wafer can be visually
inspected in accordance with SEMI MF523. The
automatic inspection equipment is also used when
available. For visual inspection, the collimated high
intensity bright light (e.g. 500,000 lux) is used. Under
using this light, SOI wafer is inspected for haze, slip,
SEMI M47-0704 © SEMI 2001, 2004 10
scratches, chips, cracks, pits, dimples, mound, orange
peel, voids, LLS and contamination.
NOTICE: SEMI makes no warranties or
representations as to the suitability of the standard set
forth herein for any particular application. The
determination of the suitability of the standard is solely
the responsibility of the user. Users are cautioned to
refer to manufacturer’s instructions, product labels,
product data sheets, and other relevant literature
respecting any materials mentioned herein. These
standards are subject to change without notice.
The user’s attention is called to the possibility that
compliance with this standard may require use of copy-
righted material or of an invention covered by patent
rights. By publication of this standard, SEMI takes no
position respecting the validity of any patent rights or
copyrights asserted in connection with any item
mentioned in this standard. Users of this standard are
expressly advised that determination of any such patent
rights or copyrights, and the risk of infringement of
such rights, are entirely their own responsibility.
Copyright by SEMI® (Semiconductor Equipment and Materials
International), 3081 Zanker Road, San Jose, CA 95134. Reproduction o
f
the contents in whole or in part is forbidden without express written
consent of SEMI.